Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A Method to Estimate Slew and Delay in Coupled Digital Circuits.
Shabbir H. Batterywala
,
Narendra V. Shenoy
Venue
National
VLSID
Year
2003
Proceedings
VLSI Design
DBLP record
conf/vlsid/BatterywalaS03 ↗
Browse the full
VLSID paper archive
.