Skip to content

Computing Silent Gate Models for Noise Analysis from Slew and Delay Tables.

Shabbir H. Batterywala, Narendra V. Shenoy

Year2004
ProceedingsVLSI Design

Browse the full VLSID paper archive.