Skip to content

Design for high-speed testability of stuck-at faults.

Tapan J. Chakraborty, Vishwani D. Agrawal

Year1996
ProceedingsVLSI Design

Browse the full VLSID paper archive.