Symbolic Time-Domain Behavioral and Performance Modeling of Linear Analog Circuits Using an Efficient Symbolic Newton-Iteration Algorithm for Pole Extraction.

Ritochit Chakraborty, Mukesh Ranjan, Ranga Vemuri

Browse the full VLSID paper archive.