Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Optimizing Logic Design Using Boolean Transforms.
Pramit Chavda
,
James Jacob
,
Vishwani D. Agrawal
Venue
National
VLSID
Year
1998
Proceedings
VLSI Design
DBLP record
conf/vlsid/ChavdaJA98 ↗
Browse the full
VLSID paper archive
.