Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Iterative Performance Model Upgradation in Geometric Programming Based Analog Circuit Sizing for Improved Design Accuracy.
Samiran Dam
,
Pradip Mandal
Venue
National
VLSID
Year
2012
Proceedings
VLSI Design
DBLP record
conf/vlsid/DamM12 ↗
Browse the full
VLSID paper archive
.