Skip to content

An Integrated Approach for Combining BDD and SAT Provers.

Rolf Drechsler, Grschwin Fey, Sebastian Kinder

Year2006
ProceedingsVLSI Design

Browse the full VLSID paper archive.