Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A Hierarchical Technique for Minimum-Width Layout of Two-Dimensional CMOS Cells.
Avaneendra Gupta
,
John P. Hayes
Venue
National
VLSID
Year
1997
Proceedings
VLSI Design
DBLP record
conf/vlsid/GuptaH97 ↗
Browse the full
VLSID paper archive
.