Near-Optimum Hierarchical Layout Synthesis of Two-Dimensional CMOS Cells.

Avaneendra Gupta, John P. Hayes

Browse the full VLSID paper archive.