Skip to content

Test Pattern Generation and Compaction for Crosstalk Induced Glitches and Delay Faults.

Shehzad Hasan, Ajoy Kumar Palit, Walter Anheier

Year2010
ProceedingsVLSI Design

Browse the full VLSID paper archive.