Verification of Circuits Described in VHDL through Extraction of Design Intent.

Yatin Vasant Hoskote, John Moondanos, Jacob A. Abraham, Donald S. Fussell

Browse the full VLSID paper archive.