Timing Verification and Delay Test Generation for Hierarchical Designs.

Arun Krishnamachary, Jacob A. Abraham, Raghuram S. Tupuri

Browse the full VLSID paper archive.