Skip to content

Design of a 2D DCT/IDCT application specific VLIW processor supporting scaled and sub-sampled blocks.

Rohini Krishnan, Om Prakash Gangwal, Jos T. J. van Eijndhoven, Anshul Kumar

Year2003
ProceedingsVLSI Design

Browse the full VLSID paper archive.