Area Efficient & High Performance Word Line Segmented Architecture in 7nm FinFET SRAM Compiler.

Vinay Kumar, Neeraj Kapoor, Sudhir Kumar, Monila Juneja, Amit Khanuja

Browse the full VLSID paper archive.