Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Variation-Conscious Formal Timing Verification in RTL.
Jayanand Asok Kumar
,
Shobha Vasudevan
Venue
National
VLSID
Year
2011
Proceedings
VLSI Design
DBLP record
conf/vlsid/KumarV11 ↗
Browse the full
VLSID paper archive
.