Early Evaluation Of Bus Interconnects Dependability For System-On-Chip Designs.

Marcello Lajolo, Matteo Sonza Reorda, Massimo Violante

Browse the full VLSID paper archive.