Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Test Time Reduction to Test for Path-Delay Faults using Enhanced Random-Access Scan.
Kim T. Le
,
Dong Hyun Baik
,
Kewal K. Saluja
Venue
National
VLSID
Year
2007
Proceedings
VLSI Design
DBLP record
conf/vlsid/LeBS07 ↗
Browse the full
VLSID paper archive
.