Skip to content

Test Time Reduction to Test for Path-Delay Faults using Enhanced Random-Access Scan.

Kim T. Le, Dong Hyun Baik, Kewal K. Saluja

Year2007
ProceedingsVLSI Design

Browse the full VLSID paper archive.