A Shared Memory Parallel Algorithm for Logic Synthesis.

Chieng-Fai Lim, Prithviraj Banerjee, Kaushik De, Saburo Muroga

Browse the full VLSID paper archive.