Skip to content

Effect Of Fringing Capacitances In Sub 100 Nm Mosfet's With High-K Gate Dielectrics.

Nihar R. Mohapatra, Arijit Dutta, Madhav P. Desai, V. Ramgopal Rao

Year2001
ProceedingsVLSI Design

Browse the full VLSID paper archive.