Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Gate Sizing and Buffer Insertion using Economic Models for Power Optimization.
Ashok K. Murugavel
,
N. Ranganathan
Venue
National
VLSID
Year
2004
Proceedings
VLSI Design
DBLP record
conf/vlsid/MurugavelR04 ↗
Browse the full
VLSID paper archive
.