FPGA Specific Speed-Area Optimized Architectures of Arithmetic Cores with Scan Insertion for Carry Chain Based Multi-level Logic Implementation.

Ayan Palchaudhuri, Anindya Sundar Dhar

Browse the full VLSID paper archive.