State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits.

Rubin A. Parekhji, G. Venkatesh, Sunil D. Sherlekar

Browse the full VLSID paper archive.