Skip to content

Impact of Clock-Gating on Power Distribution Network Using Wavelet Analysis.

Vinay C. Patil, Sudarshan Srinivasan, Wayne P. Burleson, Sandip Kundu

Year2013
ProceedingsVLSI Design

Browse the full VLSID paper archive.