Design of a 3-bit Booth recoded novel VLSI concurrent multiplier-accumulator architecture.

D. V. Poornaiah, P. V. Ananda Mohan

Browse the full VLSID paper archive.