Skip to content

A novel VLSI concurrent dual multiplier-dual adder architecture for image and video coding applications.

D. V. Poornaiah, P. V. Ananda Mohan

Year1996
ProceedingsVLSI Design

Browse the full VLSID paper archive.