A novel VLSI concurrent dual multiplier-dual adder architecture for image and video coding applications.
D. V. Poornaiah, P. V. Ananda Mohan
Browse the full VLSID paper archive.
D. V. Poornaiah, P. V. Ananda Mohan
Browse the full VLSID paper archive.