Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Identifying Redundant Wire Replacements for Synthesis and Verification.
Katarzyna Radecka
,
Zeljko Zilic
Venue
National
VLSID
Year
2002
Proceedings
ASP-DAC/VLSI Design
DBLP record
conf/vlsid/RadeckaZ02 ↗
Browse the full
VLSID paper archive
.