DESSERT: Design Space Exploration of RT Level Components.

M. V. Rao, M. Balakrishnan, Anshul Kumar

Browse the full VLSID paper archive.