Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
A genetic approach to test application time reduction for full scan and partial scan circuits.
Elizabeth M. Rudnick
,
Janak H. Patel
Venue
National
VLSID
Year
1995
Proceedings
VLSI Design
DBLP record
conf/vlsid/RudnickP95 ↗
Browse the full
VLSID paper archive
.