Skip to content

A genetic approach to test application time reduction for full scan and partial scan circuits.

Elizabeth M. Rudnick, Janak H. Patel

Year1995
ProceedingsVLSI Design

Browse the full VLSID paper archive.