Skip to content

A 6 bit 800MHz TIADC Based on Successive Approximation in 65nm Standard CMOS Process.

Arunkumar Salimath, Chandrajit Debnath, Kallol Chatterjee, Sushanta K. Mandal

Year2010
ProceedingsVLSI Design

Browse the full VLSID paper archive.