A Robust Top-Down Dynamic Power Estimation Methodology for Delay Constrained Register Transfer Level Sequential Circuits.

Sriram Sambamurthy, Jacob A. Abraham, Raghuram S. Tupuri

Browse the full VLSID paper archive.