Gate Delay Modeling with Multiple Input Switching for Static (Statistical) Timing Analysis.

Jayashree Sridharan, Tom Chen

Browse the full VLSID paper archive.