Skip to content

Automatic Validation Test Generation Using Extracted Control Models.

Robert W. Sumners, Jayanta Bhadra, Jacob A. Abraham

Year2000
ProceedingsVLSI Design

Browse the full VLSID paper archive.