Skip to content

Application of Alpha Power Law Models to PLL Design Methodology.

B. Suresh, V. Visvanathan, R. S. Krishnan, H. S. Jamadagni

Year2005
ProceedingsVLSI Design

Browse the full VLSID paper archive.