Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Accelerating 3D-FFT Using Hard Embedded Blocks in FPGAs.
B. Sharat Chandra Varma
,
Kolin Paul
,
M. Balakrishnan
Venue
National
VLSID
Year
2013
Proceedings
VLSI Design
DBLP record
conf/vlsid/VarmaPB13 ↗
Browse the full
VLSID paper archive
.