Reducing Test Time of Power Constrained Test by Optimal Selection of Supply Voltage.

Praveen Venkataramani, Vishwani D. Agrawal

Browse the full VLSID paper archive.