Skip to content

Design for Strong Testability of RTL Data Paths to Provide Complete Fault Efficiency.

Hiroki Wada, Toshimitsu Masuzawa, Kewal K. Saluja, Hideo Fujiwara

Year2000
ProceedingsVLSI Design

Browse the full VLSID paper archive.