Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VLSID
/
Paper
Timing-Constrained Yield-Driven Wiring Reconstruction for Critical Area Minimization.
Jin-Tai Yan
,
Bo-Yi Chiang
Venue
National
VLSID
Year
2007
Proceedings
VLSI Design
DBLP record
conf/vlsid/YanC07 ↗
Browse the full
VLSID paper archive
.