Testable Sequential Circuit Design: A Partition and Resynthesis Approach.

Richard M. Chou, Kewal K. Saluja

Browse the full VTS paper archive.