Skip to content

Design for Bit Error Rate estimation of high speed serial links.

Ujjwal Guin, Chen-Huan Chiang

Year2011
ProceedingsVTS

Browse the full VTS paper archive.