Skip to content
cs-conference-ranking
.org
By subfield
By rank
Methodology
⌕
Search 971 venues
Home
/
VTS
/
Paper
A Fault Simulation Based Test Pattern Generator for Synchronous Sequential Circuits.
Ruifeng Guo
,
Irith Pomeranz
,
Sudhakar M. Reddy
Venue
National
VTS
Year
1999
Proceedings
VTS
DBLP record
conf/vts/GuoPR99 ↗
Browse the full
VTS paper archive
.