A Test Generation Method Using a Compacted Test Table and a Test Generation Method Using a Compacted Test Plan Table for RTL Data Path Circuits.

Toshinori Hosokawa, Hiroshi Date, Michiaki Muraoka

Browse the full VTS paper archive.