A concurrent checking scheme for single and multibit errors in logic circuits.

B. Kolla, Parag K. Lala, K. C. Yarlagadda

Browse the full VTS paper archive.