Unsatisfiability Based Efficient Design for Testability Solution for Register-Transfer Level Circuits.

Loganathan Lingappan, Niraj K. Jha

Browse the full VTS paper archive.