A structured and scalable test access architecture for TSV-based 3D stacked ICs.

Erik Jan Marinissen, Jouke Verbree, Mario Konijnenburg

Browse the full VTS paper archive.