A design for testability scheme to reduce test application time in full scan.

Dhiraj K. Pradhan, Jayashree Saxena

Browse the full VTS paper archive.