Using Arithmetic Transform for Verification of Datapath Circuits via Error Modeling.

Katarzyna Radecka, Zeljko Zilic

Browse the full VTS paper archive.