Analysis of an efficient on-chip servo-loop technique for reduced-code static linearity test of pipeline ADCs.

Guillaume Renaud, Marc Margalef-Rovira, Manuel J. Barragn, Salvador Mir

Browse the full VTS paper archive.