Design and performance of CMOS TSPC cells for high speed pseudo random testing.

Mohamed Soufi, Steve Rochon, Yvon Savaria, Bozena Kaminska

Browse the full VTS paper archive.