Mixed PLB and Interconnect BIST for FPGAs Without Fault-Free Assumptions.

Vishal Suthar, Shantanu Dutt

Browse the full VTS paper archive.