On Logic and Transistor Level Design Error Detection of Various Validation Approaches for PowerPC(tm) Microprocessor Arrays.

Li-C. Wang, Magdy S. Abadir, Jing Zeng

Browse the full VTS paper archive.